The Producer Price Index (PPI) for the United States suggests that semiconductor prices have barely been falling in recent years, a dramatic contrast from the rapid declines reported from the mid-1980s to the early 2000s. This slowdown in the rate of decline is puzzling in light of evidence that the performance of microprocessor units (MPUs) has continued to improve at a rapid pace. Roughly coincident with the shift to slower price declines in the PPI, Intel -the leading producer of MPUs -substantially changed its pricing behavior and model introduction strategy for these chips. We argue that, with the changes in Intel's pricing behavior, the matched-model methodology used in the PPI for MPUs likely started to be biased in the mid2000s and that hedonic indexes provide a more accurate measure of price change since then. Our preferred hedonic index of MPU prices tracks the PPI closely through 2008. However, from 2008 to 2012, our preferred index fell at an average annual rate of 39 percent, while the PPI declined at only a 9 percent rate. Given that MPUs represent about half of U.S. shipments of semiconductors, this difference has important implications for gauging the rate of innovation in the semiconductor sector. * The views expressed are ours alone and do not represent those of the institutions with which we are affiliated. We received helpful comments from
Introduction
How fast are semiconductor prices falling? Data from the Producer Price Index (PPI) for the United States suggest that prices of microprocessor units (MPUs) have barely been falling in recent years. This very slow rate of price decline stands in sharp contrast to the rapid declines in MPU prices reported from the mid-1980s up to the early 2000s and the exceptionally rapid declines in the latter half of the 1990s. If correct, the apparent slowdown in MPU price declines in recent years would be troubling, given the long-run relationship between rates of price decline for semiconductors and the pace of innovation in that sector. 1 A stalling out of innovation in this sector likely would have broader implications for the economy, as semiconductors are an important general-purpose technology lying behind machine learning, robotics, big data, massive connectivity, and many other ongoing advances.
2 Indeed, adverse developments in the semiconductor sector ultimately would damp the growth potential of the overall economy. 3 On the other hand, if technological progress and attendant price declines were to continue at a rapid pace, powerful incentives would be in place for continued development and diffusion of new applications of this general-purpose technology.
The apparent slowdown in the rate of price decline is puzzling given evidence that the performance of MPUs continued to improve at a rapid pace after the mid-2000s. The key to resolving the puzzle may reside in another development in the semiconductor industry. Roughly coincident with the shift to a slower pace of price decline in the PPI, Intel -the leading MPU producer -dramatically changed its pricing and model introduction behavior. Prior to the mid2000s, Intel generally introduced new chips at the technological cutting edge and lowered the list 1 See Aizcorbe, Oliner, and Sichel (2008) for a discussion of the relationship between price change and innovation for semiconductors.
2 McKinsey (2013) highlights key innovations in many sectors of the economy. 3 For discussions of the sources of a possible slowdown in the underlying pace of economic growth, see Cowen (2011 ), Fernald (2014 , Gordon (2012 and 2013) , Hall (2014) , and Jorgenson, Ho, and Samuels (2013) .
prices of existing chips to remain competitive on a price-performance basis. However, by 2006,
Intel had shifted to a new paradigm in which it largely kept the list prices of existing chips unchanged and began introducing new chips both at the frontier and at lower performance levels.
These changes in Intel's behavior could resolve the puzzling disconnect between recent continuing improvements in MPU performance and trends in prices. Namely, we argue that the widely-used matched-model methodology is not well suited to capturing price trends in a regime where producers are setting prices as Intel has since the mid-2000s. In such a pricing regime, if performance is improving over time, then matched-model price indexes-like the PPI for MPUs-likely are biased. We argue that hedonic indexes are better suited to capturing price trends in these circumstances and develop new hedonic indexes for quality-adjusted prices using price data for Intel MPUs from 2000 to 2012. Our preferred index tracks the PPI closely from 2000 to 2008. However, from 2008 to 2012-the period after Intel's new pricing regime was in place-our preferred index of MPU prices fell at an average annual rate of 39 percent, while the PPI declined at only a 9 percent rate.
We focus on MPUs, rather than a broader set of semiconductor products, for several reasons. 4 First, MPUs are a large segment of the semiconductor sector, representing about half of U.S. shipments (the scope of the PPI). Second, price series for MPUs extend back to the mid1980s, allowing for comparisons of price trends over time. Given that price trends in this sector often are used to infer rates of technical progress, this historical comparability is important.
Finally, we believe that developments in MPU technology likely provide a rough guide to 4 Among all MPUs, this paper analyzes prices of the MPUs used in desktop personal computers (PCs), for which data are the most readily available. In other work, we are developing indexes for MPUs going into servers, the types of machines that would support cloud computing in server farms and other processor-intensive applications. In addition, Dan Sichel's undergraduate thesis student, Sophie (Liyang) Sun (2014) developed price indexes for MPUs going into laptop computers.
developments in other parts of the semiconductor sector, such as the chips that are used in smartphones and tablets.
5
Our work on MPU prices builds on important earlier research. Much prior work on semiconductor prices relied on physical characteristics of the chips to control for quality.
Notable studies that have constructed hedonic price indexes for semiconductors with this approach include Cole et al. (1986) , Dulberger (1993) , Grimm (1998), and Flamm (2007) .
Although the physical characteristics used in these studies are correlated with performance, they may not fully capture the capabilities of the processor for end users. For this reason, Triplett (1989) and others called for analysis of MPU prices with controls for more refined measures of performance. In this vein, Chwelos (2000 and constructed hedonic price indexes for PCs with controls for the results of a suite of benchmark performance tests.
6
An alternative approach has been to measure semiconductor prices with matched-model indexes. Aizcorbe, Corrado, and Doms (2003) found that under certain circumstances (highly granular data on model prices and high-frequency observations), a matched-model index may produce similar results to a hedonic index. Such highly granular data were used by the Federal
Reserve Board in the construction of its MPU price index through 2006, after which point the underlying data were no longer available.
We extend the existing literature in two ways. First, we develop hedonic price indexes for MPUs that control for quality with performance measures based on actual programs 5 The market for chips going into smartphones and tablets is changing rapidly, and it is challenging to obtain consistent time series on prices and performance. That being said, the production processes and technologies are similar enough to those for MPUs that developments in MPUs likely provide at least a rough gauge of developments in these other types of chips. 6 Grimm (1998) developed specifications that controlled for millions of instructions per second (MIPS), a measure of performance which has limited ability to account for differences across MPUs in the translation of instructions into program execution. In addition, Holdway (2001) examined unit value MPU price indexes using benchmark test scores as a measure of quality-adjusted units of computing power.
representing typical workloads. Second, we use these hedonic price indexes to assess the possibility that the PPI has been understating the price declines for MPUs.
The next section highlights the puzzle raised by the very slow rate of decline in the PPI during recent years at the same time that the engineering frontier for MPUs continued to move out rapidly. Section 3 presents our argument that hedonic price indexes are likely to better capture price trends than are matched-model indexes (such as the PPI) since the mid-2000s when
Intel's pricing behavior changed. Section 4 provides a brief review of our data, which cover the period from 2000 to 2012. In section 5, we describe the hedonic regressions used to obtain measures of quality-adjusted prices. Section 6 presents our results, and section 7 concludes.
The Puzzle
As noted, the PPI for MPUs has fallen very slowly in recent years. This section explores the plausibility of this extreme slowdown from a few different perspectives. The first perspective is whether the slowdown meshes with the trends in technological advance for MPU chips. The second perspective focuses on the changes that occurred in Intel's pricing patterns for MPUs, developments that, as we show below, have important implications for price index measurement.
Technology cycles and chip performance. 7 The standard definition of a semiconductor technology cycle is the amount of time required to achieve a 30 percent reduction in the width of the smallest feature on a chip. Because chips are rectangular, a 30 percent reduction in both the horizontal and vertical directions implies about a 50 percent reduction (0.7*0.7) in the area required for the smallest chip component. As documented in Byrne, Oliner, and Sichel (2013) , 7 The text in this section draws heavily on material in Byrne, Oliner, and Sichel (2013) . In addition, There is a broad consensus that the pace of technical advance in the semiconductor industry sped up in the mid-1990s, a development first brought to the attention of economists by Jorgenson (2001) . Table 1 Even so, the average cycle since 2003 has remained substantially shorter than the three-year cycle in effect before the 1990s. For Intel's MPU chips, there has been no pullback at all from the two-year cycle. The upshot is that the cycles in semiconductor technology -a key driver of quality improvement in IT products -have remained rapid.
8
While the pace of miniaturization has been sustained, semiconductor producers have changed the approach used to translate these engineering gains into faster performance.
Historically, each new generation of technology in semiconductors has allowed for an increase in the number of basic calculations performed per second for a given chip design. However, as speed continued to increase, dissipating the generated heat became problematic. In response,
Intel shifted around 2006 toward raising "clockspeed" more slowly and boosted performance instead by placing multiple copies of the core architecture on each chip -a change enabled by smaller feature size -and by improving the design of those cores (see Shenoy and Daniel, 2006) . 8 These continuous increases in chip density are the force behind Moore's Law, which states that the number of components on leading-edge chips will double every two years. Moore's original formulation (Moore, 1965) pegged the doubling time at only one year, but in 1975 he revised the period to be two years based on the actual experience to that point (Intel Corporation, 2005) . For a discussion of the outlook for Moore's Law, see Bauer, Veira, and Weig (2013) .
The effect of this strategy on the rate of increase in performance for end users has been a matter of some debate. Pillai (2013) Historically, these improvements in the engineering frontier have translated into steep declines in MPU prices. Figure 1 shows the annual price declines back to 1986, splicing together estimates from Grimm (1998) figure 2 , DRAM prices have been quite volatile from year to year, 9 We used SPEC performance data for this analysis. We accessed the data on December 5, 2012 and used the benchmark suites SPEC® CPU2006 and SPEC® CPU2000. 10 The most important driver of DRAM performance is the size of the components on the chip, which has continued to shrink rapidly, as discussed above. See Flamm (1993) for a discussion of characteristics of DRAM chips.
with no clear trend toward slower declines. At least for DRAMs, then, the translation of the engineering frontier to prices does not appear to have changed.
All in all, the shift to much slower price declines for microprocessors in the PPI is a puzzle in light of the continued substantial improvements on the engineering front. We next After 2003, Intel also changed its product introduction strategy, as can be seen in figure   4 . The black dots for each quarter show the benchmark performance scores for the previouslyintroduced desktop MPU chips sold in that quarter (the "incumbents"), while the red bars shows 11 While the BLS does not indicate which companies' prices are included in the PPI for MPUs, it is only reasonable to assume that Intel is included given its dominant market position. Moreover, it appears that BLS has been making at least some use of Intel's posted prices for MPUs (see Holdway, 2001) . 12 The price data in the figure are described in section 4.
the performance scores for newly-introduced chips (the "entrants"). 14 Price discrimination stemming from this market power could reduce the information content of 14 For models of pricing and innovation behavior in the MPU industry, see Aizcorbe and Kortum (2005) , Nosko (2010), and Pillai (2013) .
its posted list prices, potentially biasing the quality-adjusted indexes generated from these prices.
The next section investigates the properties of matched-model and hedonic indexes in the post-2006 pricing environment.
MPU Prices: Matched-Model or Hedonic?
As noted, the changes in the pattern of Intel's posted prices for MPUs raise important questions for price measurement. In this section, we argue that these changes could cause significant biases in a matched-model index (like the PPI) and that hedonic indexes are preferred. We also argue that, given the current pricing environment, the preferred hedonic index relies only on prices in the period of a model's introduction.
To fix ideas, we briefly describe the matched-model and hedonic price indexes we consider. 15 We then assess how matched-model and hedonic indexes would perform in different pricing environments for MPUs.
Matched-model indexes control for quality change between two periods, say period 0 and period 1, by averaging price changes for models that were in the market in both periods. The underlying idea is to measure "pure" (or quality-adjusted) price change for products whose quality did not change because they were in the market in both periods 0 and 1. However, entry of new products with quality that is different from incumbent products can, in some circumstances, cause bias in matched-model indexes. does not have an identical model from period 0 with which to compare its prices. For a matchedmodel index to capture the change in quality-adjusted prices between periods 0 and 1, the price of the old product would need to fall enough in period 1 so that the price per unit of quality was equalized across the models. If this equilibration occurs, then the drop in the price of the old model will capture the quality-adjusted price decline implicit in the new, higher-quality model.
If the price of the old product does not fall enough in period 1 to equilibrate price per unit of quality (or if the old product is no longer available in the market in period 1), then a matched model index will understate the amount of price decline on a quality-adjusted basis. In the extreme case, where the price of the old product did not fall in period 1 (even while a new higher-quality product was available in the market at the same price), a matched-model index would indicate that quality-adjusted prices were unchanged between the two periods.
Hedonic price indexes identify "pure" price change by explicitly controlling for quality change with measures of product characteristics or performance. A hedonic regression is estimated in which prices are regressed on measures of characteristics or performance and the price change that is left after controlling for quality is identified as quality-adjusted price change.
Many alternative specifications have been proposed for hedonic regressions. Perhaps the simplest is to include time dummy variables (time fixed effects) in the hedonic regression and to read off quality-adjusted price change from the coefficients on the time dummies. (We discuss in section 5 our preferred specification for the new price indexes in this paper.)
An issue for hedonic indexes is whether to estimate the regression on all prices or just on prices of products in their period of introduction. Such an introduction-period approach was used in the 1980s for constructing hedonic price indexes for mainframe computers at a time when there was concern that IBM list prices for older models might not be actual transaction prices. 16 Given similar concerns about prices of older models of Intel MPUs, we also consider introduction-period hedonic indexes. Under our assumption that quality is improving over time, an unweighted matched-model and an unweighted full-sample hedonic index would be problematic as they would put too much weight on price observations for which there were few transactions. In contrast, in this scenario an introduction-period hedonic seems more likely to capture the trend in quality-adjusted prices than would an unweighted matched-model index or a full-sample hedonic index. By focusing on prices at the beginning of each model's life-cycle, a regression that applies equal weights to all observations avoids over-weighting models whose quantities have dropped off. Thus, in the final row of the table, we enter a "no" for a matched-model and full-sample hedonic index and a "yes" for the introduction-period hedonic.
The assessments in table 3 indicate that, under a range of scenarios associated with the shift in Intel's pricing behavior, an introduction-period hedonic index is preferred. Accordingly, we focus on these indexes, though we also report matched-model indexes and hedonic indexes based on full-sample estimates.
Data
Our MPU prices are collected from publicly available Intel price lists for the period from 1999 to 2013. 18 Intel announces wholesale list prices several times a year for MPUs sold in multiples of 1,000. Unlike single units sold in retail channels, these "trays" of MPUs do not include a cooling system and carry a shorter warranty. Models are identified by family (for example, Core i7, Pentium, Core 2 Duo), model ID (for example, i7-4960X), and selected technical characteristics (for example, amount of cache memory or clock speed). We merged these price lists to create price data at a quarterly frequency. We restrict our attention to the 255 MPU models for desktop Information on the relative quality of the chips came from test results for specific representative tasks, or "benchmarks," provided by the System Performance Evaluation Corporation (SPEC), a non-profit corporation that publishes these measures as a service to the technology industry and user communities. Benchmark test results are available for individual tasks that rely heavily on integer computation (such as word processing) and for tasks that rely 18 Price lists for the period from April 1999 to December 2006 were collected from an archived version of a website devoted to computer hardware. Price lists for later dates were taken directly from Intel's website. On dates when both sources were available, we confirmed that the website prices matched Intel price lists. 19 We exclude models marketed to the low-performance segment, for which the SPEC benchmarks may not be a suitable measure of performance as valued by the system user.
heavily on floating point computation (such as speech recognition). Scores for individual tasks are measured in seconds, although SPEC rescales these scores so that higher scores indicate better performance and the units are no longer in seconds. SPEC provides an overall score both for integer and for floating-point computation, which is calculated as a geometric mean of scores for the specific tasks related to each type of computation. For our preferred single measure of performance, we take the geometric mean of the overall scores for integer and floating-point tasks.
20
SPEC benchmarks provide several ways to measure MPU performance. The performance of a single task is measured by the "speed" score and the performance of multiple tasks is measured by the "rate" score. The "speed" and "rate" scores differ in their use of parallel processing, an important consideration after the introduction of multi-core MPUs in the mid-2000s. In the "speed" test, a single task may be broken into component calculations to be run on different processing cores on the MPU. In the "rate" test, multiple instances of the same task may be run simultaneously to more fully exploit the potential of the chip. We use the "speed" score as our base case, but we also report results using the "rate" score in the appendix.
21
An MPU chip often has multiple scores for each of the SPEC benchmark tests. Multiple scores can arise either because more than one computer vendor tested the chip or because a given vendor tested the chip under different conditions. The variation in test conditions can reflect differences in hardware (e.g., the circuit board or amount and type of DRAM) or software (e.g., 20 Specifically, we used results for the CPU2000 and CPU2006 benchmark suites. The composite scores for integer tasks and floating-point tasks are highly correlated. 21 For both "speed" and "rate" tests, scores are available for "base" test runs, which restrict the tester's tuning of the compilation of the source code, and for "peak" runs, which allow testers to tune the compiler more aggressively. For our analysis, we report scores for the "base" test runs; peak" scores yield similar results, as shown in the appendix.
the operating system or compiler). When multiple scores are available for a specific model, we use the model's median score.
22
We matched 157 MPU models from our price data to at least one performance score We supplemented the matched price and performance data with information collected on thermal design power (TDP), which measures the amount of heat generated when running typical software for the chip. The amount of heat generated (measured in watts) is closely related to the MPU's power consumption. This information is collected from Intel's product information database (http://ark.intel.com). Average thermal design power for chips in our sample is reported on line 5 of the table. 22 As discussed in the appendix, we also estimated specifications that included each model-score pair as an observation (rather than considering each model to be an observation). For example, if three scores were reported for a model, we included three observations for that model with each different score. In these specifications, we included controls for the company doing the testing and the amount of system memory.
Specification of the Hedonic Regressions
To fix ideas, we first describe a dummy-variable hedonic specification:
where P it is the price of chip i in period t, X kit is the value of characteristic k for chip i in period t, D i,t∈Y is a vector of time dummy variables (fixed effects) that equals 1 if chip i is observed in quarter t and zero otherwise, and ε it is an error term.
One potential shortcoming of equation 1, highlighted by Pakes (2003) and Erickson and Pakes (2011) , is that the coefficients on the characteristic or performance variables are constrained to remain constant over the full sample period. One response to that concern is to run a cross-section regression for every time period and then to use results from those regressions to build up a price index.
23 Such an approach is appealing because it provides maximum flexibility for estimated coefficients to change over time and it provides the flexibility to use price index formulas. However, our sample size is too small to run reliable cross-section hedonic regressions for every quarter or even every year.
As a compromise, we focus on adjacent-period (in our case, adjacent year) hedonic regressions. 24 Specifically, we estimate for each two-year overlapping period the following regression:
where P i,t is the price of chip i in year t. We measure P i,t as the average of the observed prices within the year. 25 The dummy variable D 2 equals 1 if the price observation is in the second year of the two-year overlapping period and 0 otherwise. To construct a price index from this 23 See Aizcorbe's (2013) discussion and the references there. 24 See Triplett (2006) for a discussion of adjacent-period hedonic regressions. 25 We also estimated regressions at the quarterly frequency for each two-year period and included a time trend spanning the eight quarters of data included in each regression. That alternative yielded price trends similar to those reported here.
sequence of regressions, we spliced together the percent changes implied by the estimated coefficients on the D 2 variables. As noted above, we rely on the SPEC variable to capture the performance of each MPU. We believe that this variable provides a comprehensive gauge of each MPUs performance, as experienced by users. We also include thermal design power (TDP) to capture the amount of heat generated by each MPU. If greater heat generation and the associated power use is viewed as undesirable by users, this variable might be expected to have a negative coefficient. On the other hand, this variable could pick up elements of performance not captured in the SPEC benchmarks, in which case the sign of the coefficient could be negative or positive.
As noted in the previous section, SPEC updated its suite of performance tests in 2006. . the lower panel presents estimates based on the full sample of price observations. The coefficients on the time dummy variable in each two-year overlapping period provide an estimate of the average annual rate of change in quality-adjusted MPU prices within that period.
Results
As noted, the variables Performance (based on the performance benchmark scores from SPEC)
and Power (thermal design power) capture elements of the quality of each model.
Overall, the variables span much of the variation in MPU prices. The adjusted R 2 averages close to 0.60 across the full set of regressions shown in tables 5 and 6.
Although Pakes (2003) cautions against providing structural interpretations of the coefficients, we note that the coefficients on Performance are uniformly positive and are significant at the 5 percent level in about three-quarters of the regressions. These coefficients indicate that higher performing MPU models sell for higher prices and suggest that Performance is capturing an important element of quality differences across MPU models. The coefficients on the Power variable are positive and significant in the majority of the regressions. This result suggests that heat generation may not be a major issue for desktop PCs and that, perhaps, MPUs generating more heat perform at higher levels (and therefore sell for higher prices) in ways not captured by Performance. In contrast, for laptops, where heat dissipation likely is a more challenging problem than for desktops, Sun (2014) finds that estimated coefficients on power generally are negative.
To construct annual price indexes from these regressions, we set the 2000 value of the index to 100, and then use the implied change over subsequent years from each overlapping period regression. For example, to calculate the annual rate of change from 2000 to 2001, we exponentiate the coefficient on the dummy variable for 2001 observations. semiconductor prices prepared by the Federal Reserve Board. 27 We divide the 2000-2012 period at 2008 because that is the point at which our preferred hedonic index and the PPI begin to differ.
The figure plots the levels of the PPI and both hedonic indexes. One possible concern about this argument is that our sample of prices or coverage of models could differ in a consequential way from that used for the PPI. To demonstrate that coverage and sample likely are not the source of the faster price decline that we observe with hedonic price indexes, we calculated a matched-model index using the same Intel price data for desktop MPUs that we used to estimate the hedonic regressions. These estimates are shown in table 7 in the line labeled "PPI-like" matched model. We use this label because the matchedmodel calculation roughly follows the PPI procedure, while our sample and coverage differ from the PPI. The trends in this index nearly match those in the PPI, suggesting that the key difference between our preferred index and the PPI is not due to sample or coverage.
Although the decline in the full-sample hedonic index did not slow after 2008 to nearly the same extent as the PPI, it did drop off somewhat relative to the introduction-period index. As indicated by the analysis in section 3, this pattern is what would be expected under the "agerelated discounting" and "drop-off in volume" scenarios if Intel were keeping posted prices for older model fixed to a greater degree than previously. Because discounts from posted prices on older models are unobservable, the full-sample index will understate price declines -and by a larger amount than when posted prices were more flexible. Moreover, to the extent that Intel is allowing quality-adjusted prices on older models to rise above those for new models, sales of the older models likely is falling off more substantially than when posted prices fell over a chip's life cycle. Given that we do not have model-level shipments data, the index based on the unweighted full-sample index will overweight the older models whose prices are not changing. Under either scenario (or a combination of them), the full-sample hedonic index will understate the rate of price decline, supporting our preference for the introduction-period index.
Conclusion
After falling rapidly through the mid-2000s, the PPI for MPUs has declined very slowly by historical standards in recent years. Such a slowdown is puzzling given evidence of ongoing rapid advances in semiconductor technology. To reconcile these observations, this paper demonstrates that the matched-model procedure used for the PPI for MPUs likely is inappropriate in the pricing regime that Intel -the dominant manufacturer -adopted in the mid-2000s. We argue that a hedonic approach based on introduction-period prices is the preferred way to measure quality-adjusted MPU prices in the current pricing environment.
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Appendix: Alternate Specifications
Multiple benchmark test scores are available for most microprocessors in our data. In our preferred specification, discussed in the body of the paper, we construct a single measure of performance. We consider several alternate specifications to assess the sensitivity of our results to the method employed to summarize test scores. In all cases, we estimate adjacent-year regressions with introduction-period prices. A comparison of the resulting indexes is shown in As noted in section 4, SPEC benchmarks provide several ways to measure MPU performance. One dimension along which the benchmarks vary concerns the use of parallel processing. In the "speed" test, a single task may be broken into component calculations to be run on different processing cores on the MPU. In the "rate" test, multiple instances of the same task may be run simultaneously to more fully exploit the potential of chips with multiple cores.
We use the "speed" scores in the baseline regression, as sufficient data on "rate" scores are only available beginning in 2006. Results for regressions using the "rate" scores (but otherwise identical to the baseline regression) are shown on line 2 of the table and differ only slightly from the baseline regression results shown on line 1.
The benchmark test results can also differ regarding the extent to which testers adjust the compilation of the computer source code to make optimal use of the test hardware. In the baseline results, SPEC specifies how the source code is compiled (these are called "base" test results). SPEC also collects results produced with fewer constraints, allowing more aggressive "tuning" of the compiler. Results using these "peak" scores are shown on line 3. These are very similar to the baseline results with the exception of the 2003-2006 period when the price index based on peak scores falls noticeably more slowly.
Even when the SPEC scores are limited to those with "base" tuning of the compiler and the "speed" specification for parallel processing, there are multiple scores for some MPU chips.
The multiple scores arise from testing by different vendors and the use of differing amounts of system memory (DRAM). In the baseline results reported in the paper, we employ the median test score reported by SPEC for an MPU with the "base" tuning of the compiler and the "speed" specification. Results using the maximum rather than the median score reported for the MPU All in all, these variations on the baseline regression do not affect the central conclusion in the paper -that constant-quality MPU prices have continued to decline rapidly, in contrast to the picture from the PPI. 
